Course code		-P - dits	Year of Introduction
EE363		-0-3	2016
Prerequi			
	Dbjectives		
٠	To lay the foundation for the study of hardware organization of di	gital co	mputers.
•	To impart the knowledge on interplay between various building b	-	-
Syllabus	A DI A DIDITI IZATAA		
	erational concepts, CPU structure, Arithmetic, Memory hier	archy,	Input Outpu
	g, Performance analysis, Design	V.L	
-	d outcome.		
	The students will gain general idea about the functional aspects of e	ach bui	lding blocks
	n computer design		
Text Bo			a th
	. Stallings, Computer Organization and Architecture: Designing for	Perform	mance, 8 th
	d., Pearson Education India.		
Referen		: 4th	
	D. A. Patterson and J. L. Hennessy, Computer Organization and Des	1gn, 4 th	Ed., Morgan
	Kaufmann, 2008. Jameshan Vanasia & Zely, Computer Organization, McCraw Hill		
	Hamacher, Vranesic & Zaky, Computer Organization, McGraw Hill		ddiaan Waaal
э. г	Heuring V. P. & Jordan H. F., Computer System Design & Architec	lure, At	uuison wesery
	Course Plan		
			Sem.
Module	Contents	Ho	
mouule			
		110	
	Basic Structure of computers – functional units – Historic	al	Marks
I	Basic Structure of computers – functional units – Historic Perspective -Basic operational concepts – bus structure	al s,	Marks
I	Basic Structure of computers – functional units – Historic	al s,	Marks
I	Basic Structure of computers – functional units – Historic Perspective -Basic operational concepts – bus structure Measuring performance: evaluating, comparing and summarizing	al s, g	7 7
I	Basic Structure of computers – functional units – Historic Perspective -Basic operational concepts – bus structure Measuring performance: evaluating, comparing and summarizin performance	al s, g	Marks 7 15%
	Basic Structure of computers – Perspective -Basic operational concepts – bus structure Measuring performance: evaluating, comparing and summarizin performanceMemory locations and addresses – memory operations -	al s, g	Marks 7 15%
	Basic Structure of computers – functional units – Historic Perspective -Basic operational concepts – bus structure Measuring performance: Memory locations and addresses – memory operations – instructions and instruction sequencing ,Instruction sets- RISC	al s, g	Marks 7 15% 7
	Basic Structure of computers – functional units – Historic Perspective -Basic operational concepts – bus structure Measuring performance: evaluating, comparing and summarizin performance Memory locations and addresses – memory operations – instructions and instruction sequencing ,Instruction sets- RISC and CISC paradigms, Addressing modes	al s, g	Marks 7 15% 7
II	Basic Structure of computers – functional units – Historic Perspective -Basic operational concepts – bus structure Measuring performance: evaluating, comparing and summarizin performance Memory locations and addresses – memory operations – instructions and instruction sequencing ,Instruction sets- RISC and CISC paradigms, Addressing modes FIRST INTERNAL EXAMINATION Computer arithmetic - Signed and unsigned numbers - Addition	al s, g	Marks 7 15% 7 15%
	Basic Structure of computers – functional units – Historic Perspective -Basic operational concepts – bus structure Measuring performance: evaluating, comparing and summarizin performance Memory locations and addresses – memory operations – instructions and instruction sequencing ,Instruction sets- RISC and CISC paradigms, Addressing modes FIRST INTERNAL EXAMINATION Computer arithmetic - Signed and unsigned numbers - Addition and subtraction - Logical operations - Constructing an ALU -	al s, g	Marks 7 15% 7 15%
II	Basic Structure of computers – functional units – Historic Perspective -Basic operational concepts – bus structure Measuring performance: evaluating, comparing and summarizin performance Memory locations and addresses – memory operations - instructions and instruction sequencing ,Instruction sets- RISC and CISC paradigms, Addressing modes FIRST INTERNAL EXAMINATION Computer arithmetic - Signed and unsigned numbers - Addition and subtraction - Logical operations - Constructing an ALU - Multiplication and division – faster versions of multiplication-	al s, g	Marks 7 15% 7 15%
ш	Basic Structure of computers – functional units – Historic Perspective -Basic operational concepts – bus structure Measuring performance: evaluating, comparing and summarizin performance Memory locations and addresses – memory operations – instructions and instruction sequencing ,Instruction sets- RISC and CISC paradigms, Addressing modes FIRST INTERNAL EXAMINATION Computer arithmetic - Signed and unsigned numbers - Addition and subtraction - Logical operations - Constructing an ALU -	al s, g	Marks 7 15% 7 15%
II	Basic Structure of computers – functional units – Historic Perspective -Basic operational concepts – bus structure Measuring performance: evaluating, comparing and summarizin performance Memory locations and addresses – memory operations – instructions and instruction sequencing ,Instruction sets- RISC and CISC paradigms, Addressing modes FIRST INTERNAL EXAMINATION Computer arithmetic - Signed and unsigned numbers - Addition and subtraction - Logical operations - Constructing an ALU - Multiplication and division – faster versions of multiplication- floating point representation and arithmetic	al s, g	Marks 7 15% 7 15% 7 15% 7 15%
ш	Basic Structure of computers – functional units – Historic Perspective -Basic operational concepts – bus structure Measuring performance: evaluating, comparing and summarizin performance Memory locations and addresses – memory operations - instructions and instruction sequencing ,Instruction sets- RISC and CISC paradigms, Addressing modes FIRST INTERNAL EXAMINATION Computer arithmetic - Signed and unsigned numbers - Addition and subtraction - Logical operations - Constructing an ALU - Multiplication and division – faster versions of multiplication- floating point representation and arithmetic The processor: Building a data path - Simple and multi-cyce	al s, g	Marks 7 15% 7 15% 7 15% 7 15%
ш	Basic Structure of computers – functional units – Historic Perspective -Basic operational concepts – bus structure Measuring performance: evaluating, comparing and summarizin performance Memory locations and addresses – memory operations – instructions and instruction sequencing ,Instruction sets- RISC and CISC paradigms, Addressing modes FIRST INTERNAL EXAMINATION Computer arithmetic - Signed and unsigned numbers - Addition and subtraction - Logical operations - Constructing an ALU - Multiplication and division – faster versions of multiplication- floating point representation and arithmetic The processor: Building a data path - Simple and multi-cyc implementations - Microprogramming – Exceptions SECOND INTERNAL EXAMINATION	al s, g e	Marks 7 15% 7 15% 7 15% 7 15%
ш	Basic Structure of computers – functional units – Historice Perspective -Basic operational concepts – bus structure Measuring performance: evaluating, comparing and summarizin performance Memory locations and addresses – memory operations - instructions and instruction sequencing ,Instruction sets- RISC and CISC paradigms, Addressing modes FIRST INTERNAL EXAMINATION Computer arithmetic - Signed and unsigned numbers - Addition and subtraction - Logical operations - Constructing an ALU - Multiplication and division – faster versions of multiplication- floating point representation and arithmetic The processor: Building a data path - Simple and multi-cyc implementations - Microprogramming – Exceptions SECOND INTERNAL EXAMINATION Introduction to pipelining-pipeline Hazards, Memory hierarchy -	al s, g e	Marks 7 15% 7 15% 7 15% 6 15%
II III IV	Basic Structure of computers – functional units – Historic Perspective -Basic operational concepts – bus structure Measuring performance: evaluating, comparing and summarizin performance Memory locations and addresses – memory operations – instructions and instruction sequencing ,Instruction sets- RISC and CISC paradigms, Addressing modes FIRST INTERNAL EXAMINATION Computer arithmetic - Signed and unsigned numbers - Addition and subtraction - Logical operations - Constructing an ALU - Multiplication and division – faster versions of multiplication- floating point representation and arithmetic The processor: Building a data path - Simple and multi-cyc implementations - Microprogramming – Exceptions SECOND INTERNAL EXAMINATION	al s, g e	Marks 7 15% 7 15% 7 15% 6 15%
II III IV	Basic Structure of computers – functional units – Historic Perspective -Basic operational concepts – bus structure Measuring performance: evaluating, comparing and summarizin performance Memory locations and addresses – memory operations – instructions and instruction sequencing ,Instruction sets- RISC and CISC paradigms, Addressing modes FIRST INTERNAL EXAMINATION Computer arithmetic - Signed and unsigned numbers - Addition and subtraction - Logical operations - Constructing an ALU - Multiplication and division – faster versions of multiplication- floating point representation and arithmetic The processor: Building a data path - Simple and multi-cyc implementations - Microprogramming – Exceptions SECOND INTERNAL EXAMINATION Introduction to pipelining-pipeline Hazards, Memory hierarchy - Caches - Cache performance - Virtual memory - Common framework for memory hierarchies	al s, g e	Marks 7 15% 7 15% 7 15% 6 15%
II III IV V	Basic Structure of computers – functional units – Historic Perspective -Basic operational concepts – bus structure Measuring performance: evaluating, comparing and summarizin performance Memory locations and addresses – memory operations - instructions and instruction sequencing ,Instruction sets- RISC and CISC paradigms, Addressing modes FIRST INTERNAL EXAMINATION Computer arithmetic - Signed and unsigned numbers - Addition and subtraction - Logical operations - Constructing an ALU - Multiplication and division – faster versions of multiplication- floating point representation and arithmetic The processor: Building a data path - Simple and multi-cycc implementations - Microprogramming – Exceptions SECOND INTERNAL EXAMINATION Introduction to pipelining-pipeline Hazards, Memory hierarchy - Caches - Cache performance - Virtual memory - Common framework for memory hierarchies Input/output - I/O performance measures – I/O techniques -	al s, g e	Marks 7 15% 7 15% 7 15% 7 15% 7 15% 7 15% 7 15% 7 15% 7 20%
II III IV	Basic Structure of computers – functional units – Historic Perspective -Basic operational concepts – bus structure Measuring performance: evaluating, comparing and summarizin performance Memory locations and addresses – memory operations - instructions and instruction sequencing ,Instruction sets- RISC and CISC paradigms, Addressing modes FIRST INTERNAL EXAMINATION Computer arithmetic - Signed and unsigned numbers - Addition and subtraction - Logical operations - Constructing an ALU - Multiplication and division – faster versions of multiplication- floating point representation and arithmetic The processor: Building a data path - Simple and multi-cyc implementations - Microprogramming – Exceptions SECOND INTERNAL EXAMINATION Introduction to pipelining-pipeline Hazards, Memory hierarchy - Caches - Cache performance - Virtual memory - Common framework for memory hierarchies Input/output - I/O performance measures – I/O techniques - interrupts, polling, DMA; Synchronous vs. Asynchronous I/O;	al s, g e	Marks 7 15% 7 15% 7 15% 7 15% 7 15% 7 15% 7 15% 7 15% 7 20%
II III IV V	Basic Structure of computers – functional units – Historic Perspective -Basic operational concepts – bus structure Measuring performance: evaluating, comparing and summarizin performance Memory locations and addresses – memory operations - instructions and instruction sequencing ,Instruction sets- RISC and CISC paradigms, Addressing modes FIRST INTERNAL EXAMINATION Computer arithmetic - Signed and unsigned numbers - Addition and subtraction - Logical operations - Constructing an ALU - Multiplication and division – faster versions of multiplication- floating point representation and arithmetic The processor: Building a data path - Simple and multi-cycc implementations - Microprogramming – Exceptions SECOND INTERNAL EXAMINATION Introduction to pipelining-pipeline Hazards, Memory hierarchy - Caches - Cache performance - Virtual memory - Common framework for memory hierarchies Input/output - I/O performance measures – I/O techniques -	al s, g e	Marks 7 15% 7 15% 7 15% 7 15% 7 6 15% 7 20%

QUESTION PAPER PATTERN:

Maximum Marks: 100

Exam Duration: 3Hourrs.

Part A: 8 compulsory questions.

One question from each module of Module I - IV; and two each from Module V & VI.

Student has to answer all questions. $(8 \times 5)=40$

Part B: 3 questions uniformly covering Modules I & II. Student has to answer any 2 from the 3 questions: $(2 \times 10) = 20$. Each question can have maximum of 4 sub questions (a,b,c,d), if needed.

Part C: 3 questions uniformly covering Modules III & IV. Student has to answer any 2 from the 3 questions: $(2 \times 10) = 20$. Each question can have maximum of 4 sub questions (a,b,c,d), if needed.

Part D: 3 questions uniformly covering Modules V & VI. Student has to answer any 2 from the 3 questions: $(2 \times 10) = 20$. Each question can have maximum of 4 sub questions (a,b,c,d), if needed.

